Releases

StreamDSP Announces 20nm Device Support For its sFPDP IP Core, Enabling Serial FPDP in Altera Arria-10 and Xilinx UltraScale Devices

By March 5, 2014 June 21st, 2019 No Comments

The release of version 4.5 of the StreamDSP VITA 17.1 Serial Front Panel Data Port (sFPDP) IP core has been announced by StreamDSP, enabling support for the latest 20nm FPGA devices from Altera and Xilinx.

The StreamDSP sFPDP IP core is a fully-compliant implementation of the Serial Front Panel Data Port (sFPDP) communications standard, as defined by the VITA 17.1-2003 specification. With its latest release, StreamDSP has added support for new 20nm Altera and Xilinx FPGA devices including Altera Arria-10 and Xilinx Kintex UltraScale and has also added support for some older FPGA families including Xilinx Virtex-II Pro. StreamDSP supports the following FPGA devices in the latest v4.5 release of the StreamDSP sFPDP IP Core:

Altera Stratix-V GX, Stratix-IV GX and Stratix-II GX
Altera Arria-10, Arria-V GX, Arria-II GX and Arria GX
Altera Cyclone-V SOC and Cyclone-IV GX
Xilinx Kintex UltraScale and Kintex-7
Xilinx Virtex-7, Virtex-6 LXT, Virtex-5 LXT/FXT, Virtex-4 FX and Virtex-II Pro
Xilinx Spartan-6 LXT

StreamDSP provides “ready-to-run” simulations, evaluations, and reference designs targeted to popular development boards for each of the supported FPGA families. This allows StreamDSP’s customers to quickly and easily verify proper operation both in simulation and with their chosen device family and greatly shorten integration time. The wide range of FPGA device support also allows StreamDSP to do extensive compatibility testing between different FPGA families using their own array of development boards, sFPDP based equipment, and a sFPDP protocol analyzer from Absolute Analysis. The sFPDP IP core from StreamDSP makes it simple for customers to connect Altera and Xilinx devices together with very high bandwidth connections.

“We continue to provide the industry’s most comprehensive sFPDP IP Core available,” commented Greg Schueller, StreamDSP’s Director of Business Development. “With the addition of Altera Arria-10 and Xilinx UltraScale support, we’ve enabled our customers to use these exciting new devices while retaining a familiar sFPDP based interface for full backward compatibility and ease of use. With this release we’ve also added support for Altera Arria-V and Cyclone-V as well as Xilinx Virtex-II Pro. Our customer base remains strong and Serial FPDP continues to be the high-speed serial protocol of choice for remote sensors, low-overhead chip-to-chip communications, and simple connectivity between Altera and Xilinx devices,” added Greg.

To support the growing number of requests for even higher bandwidth, StreamDSP also provides a multi-lane wrapper that can be used to channel-bond several sFPDP lanes together. This gives StreamDSP’s customers access to very high-bandwidth multi-lane data paths. In addition, StreamDSP’s sFPDP IP core supports serial rates up to 10+ Gbps (per lane) in modern FPGAs. Unlike other sFPDP cores, the StreamDSP core can operate at any line rate supported by the FPGA transceiver being used.

More Information
Greg Schueller, Director of Business Development
Tel. +1 (855) DSP-FPGA
Fax. +1 (855) 377-3742
Web: https://www.streamdsp.com 
StreamDSP LLC, 1275 Kinnear Rd, Columbus, OH, 43212, USA

More information about the Serial FPDP VITA 17.1 Standard can be found at https://www.vita.com.

Information on Absolute Analysis is available at https://www.absoluteanalysis.com.

For more specific information about StreamDSP’s IP products, please visit: https://www.streamdsp.com, or call (855) 377-3742.

About StreamDSP LLC

StreamDSP is an intellectual property (IP) company specializing in video, serial communications, and data storage solutions for Field Programmable Gate Array (FPGA) devices. Headquartered in Columbus, OH, StreamDSP has over 50 years of combined experience serving the military and commercial markets, and is focused on developing IP and providing custom design services for FPGAs.

Read the original post here: https://www.prweb.com/releases/2014/03/prweb11636142.htm